We developed nonvolatile metal/SiO x /Si memristive devices based on ultrathin ($1 nm) silicon oxide that was produced in a Piranha solution. The devices exhibited repeatable resistive switching behavior with low programming voltages (as low as 0.5 V) and high ON/OFF conductance ratio. Devices with active metals as top electrodes were bipolar switches, while those with inert metal electrodes were unipolar. We also studied the switching mechanisms for both types of devices based on the filament formation and rupture, and proposed conduction models for Pt/SiO x /Si devices. As CMOS (complementary metal-oxide-semiconductor) scaling approaches its limit, devices utilizing different physical phenomena have emerged. Resistive switches use high and low resistance states instead of charge storage to represent logic 0s and 1s. Recently, they were linked to memristors or memristive devices that were postulated by Chua four decades ago.
1,2 Although Chua has recently defined any device that has a pinched hysteresis loop as memristor, 3 there is an argument that the theory needs to be extended to address issues such as non-zero-crossing input-output characteristics. 4, 5 With advantages such as great scalability, fast switch speed, overwrite ability without erase, low power consumption, high endurance, and long data retention time, memristive devices are considered as a promising candidate for universal memory, unconventional computing, and beyond. [6] [7] [8] [9] [10] [11] Being a two terminal device, a memristor is usually constructed by sandwiching a functional switching material in between two electrodes. Most memristive devices use materials such as transition metal oxides 6 and perovskites as the functional switching layer. 12, 13 Unfortunately, not all of these materials are compatible with current silicon-dominated integrated circuits (ICs) industry. On the other hand, resistive switching phenomenon was discovered in amorphous silicon and silicon oxide more than 4 decades ago, and there is a revived interest in using these materials for memristors. [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] Although compatible with CMOS technologies regarding materials and process, the reported programming voltages for silicon oxides based devices were too high (from 3.5 to 13 V) 19, 23, 24 thus incompatible with the state-of-the-art lowpower CMOS transistors in electrical operation.
In this letter, we report metal/SiO x /Si based memristive devices exhibited repeatable nonvolatile resistive switching behavior with low programming voltages (as low as 0.5 V) and high ON/OFF conductance ratio. The ultrathin ($1 nm) SiO x switching layer was produced in wet chemical processing using a Piranha solution. The device is either unipolar or bipolar depending on the choice of top electrode materials. We also studied the switching mechanism and explained the device behavior based on the formation and rupture of different type of conductive filaments.
During device fabrication, a highly doped prime grade silicon wafer (1-5 mX cm, p-type, (100)) was first dipped into 1:50 diluted hydrogen fluoric (HF) acid to remove the native oxide. The wafer was then treated in a Piranha solution (H 2 SO 4 :H 2 O 2 ¼ 3:1 volume ratio) for 20 min, during which a very thin layer ($1 nm) of silicon oxide (SiO x) was produced on the silicon surface. Changes in the ratio of sulfuric acid to hydrogen peroxide to 5:1, and variance of the treatment time from 10 to 50 min, did not result in a different oxide thickness. This thin layer of SiO x was used as the switching material for the devices. Finally, 12 to 24 nm thick disks (25 to 200 lm diameter) of different metals (Pt or Cu) were deposited on the oxide surfaces as top electrodes using an electron beam evaporator through metal shadow masks. The deposition started with a base pressure of 7 Â 10 À7 torr, and the deposition rates were 0.2 and 1.0 Å s À1 for Pt and Cu, respectively. Each device consisted of a heavily doped silicon bottom electrode, a 1 nm thick SiO x switching layer produced in the wet chemical process and a metal top electrode. The thickness of oxide layer was measured by a Gaertner LSE Stokes Ellipsometer. Surface chemical composition was analyzed using X-ray photoelectron spectroscopy (XPS) with a Physical Electronics Instruments (PHI) quantum 2000 XPS (monochromatic Al X-rays at 50 W with take-off angle of 15 ). Electrical measurements were performed using a Keithley 4200SCS semiconductor parameter analyzer (SPA). indicated that the Piranha produced silicon oxide is nearly stoichiometric (SiO 2 ), which is different with the RCA cleaning produced oxide. [26] [27] [28] An optical micrograph of a typical device arrays is shown in Figure 2 (a). The device structure with IV characterization scheme is shown in Figure 2 (b). During current-voltage (IV) characterization, the bottom electrode was grounded and voltages sweeps were applied to the top electrodes. inert metal (Pt) top electrodes exhibited unipolar switching behavior, and the switching occurred on both polarity, while devices with active metal electrodes (Cu) were bipolar. The turn on voltage (V SET ) and turn off voltage (V RESET ) for the Pt/SiO x /Si device were À2.6 V and À0.9 V, respectively, and those for the Cu/SiO x /Si device were þ0.5 V and À1.3 V, respectively. The operation voltages were significantly lower than previously reported values. For the Pt/SiO x /Si devices, the amplitude of V SET was larger than that of V RESET , while for the Cu/SiO x /Si devices, V SET was smaller than V RESET . The Cu/SiO x /Si device also exhibited multilevel switching behavior. These observations suggest that different switching mechanisms have governed the switching behaviors for devices with different metal electrodes. It is worth pointing out that when the device was biased at 2.6 V, the electric field strength was 26 MV cm À1 in 1 nm silicon oxide layer. The electric field strength was still less than reported hardbreakdown voltage for thin silicon oxide.(47 MV cm À1 ). 29 The SiO x based devices also exhibited repeatable resistive switching behavior with high uniformity. Figure 4(a) shows the first 115 direct current (DC) switching cycles of a 50 lm Pt/SiO x /Si device. The switching voltage pair (V SET and V RESET ) for each switching cycle is plotted in Figure  4 (b). Statistical analysis showed that the variation of V SET and V RESET were 5.22% and 11.82%, respectively, demonstrating excellent cycle-to-cycle uniformity for this device (Figure 4(c) ).
Electrical characterization and data analysis provides strong evidence that conductive filaments have played a critical role in the device switching behaviors. The filament governed switching can be confirmed by area independent switching behaviors. We measured the IV characterization of Pt/SiO x /Si devices with electrode sizes of 50, 75, and 100 lm. For all the devices, the resistance level was at 10 2 X range for ON state and 10 5 X range for OFF state, with negligible correlation with the device dimension. The independence between the resistance level and electrode size indicates that within the tested length scale, there were only certain number of conductive filaments that have acted as switching centers during the switching. The filament composition and formation/rupture process were different for devices with different electrodes. It is well known that the switching behavior for devices could result from different mechanism. 7 For devices with active metal electrodes such as Cu, the switching is based on cation generation and movement under an electric field, as has been established in electrochemical metallization (ECM) theory (Figure 5(a) ). The theory has also been used to explain previously reported silicon oxide based resistive switching devices. [30] [31] [32] 
The metal atoms accumulated and formed a conductive filament that bridged the top and bottom electrodes. This metal dissolution and deposition induced by the redox reaction was responsible for the SET process.
The RESET process can also be explained by the redox reactions. When a negative voltage was applied to the top electrode of a device that was at ON state, the metallic bridges were oxidized according to Eq. process took place at the bottom of the metal bridge on the electrode/oxide interface. Under the negative bias on the top electrodes, the resultant metal ions were attracted into the oxide, leading to a rupture in the metallic filament, thus, the RESET process. During both SET and RESET processes, there were discrete intermediate states, and thus exhibits multilevel behavior. It is because multiple filaments formed at ON state, and during SET/RESET process, the filaments were formed/disrupted one by one.
The RESET voltages were usually larger than that for the SET process. This fact can be explained by the nanoscale metal bridge inside of the SiO x acting as a voltage divider. During the SET process, nearly all the voltages were directly applied on the TE/oxide interface, while in the RESET process, only part of the voltage on the top electrode was actually applied to the BE/oxide interface due to the existence of the voltage divider. Consequently, higher voltages were required so that equivalent amount of the voltages would be delivered to the BE/oxide interface for to dissolve the Ag or Cu atoms into ions for RESET process.
For devices with inert metal, the mechanism is totally different ( Figure 5(b) ). To further understand the device switching behavior, we fit the IV measurement data according to different models for the ON and OFF states for the 115 switching cycles of the Pt/SiO x /Si device. It was discovered that in the ON state, the conduction was governed by an Ohmic model (Fig. 6(a) ). The Ohmic behavior for ON state was observed before for a Pt dispersed SiO x device, 33 and the Ohmic ON state was explained by metal-insulator transition of random material. But it was a bipolar resistive device. Given the switching behavior is independent on voltage polarity, the mechanism is most likely related to thermochemical reaction. The independence of device behavior with the lateral dimension supported a filamentary conduction mechanism. It is likely that in the SET process, the voltage on the top electrode generated a current and hence Joule heating, which facilitated the formation of the conductive filament. In the RESET process, the filament was ruptured due to thermal breakdown. However, TEM analyses are needed to give us detailed information about the size, location, and composition of the conductive filament(s).
In OFF state, the current-voltage relation was apparently not linear, so the conduction mechanism was different. Chang et al. 23 reported a resistive switching device with the oxide layer fabricated by magnetron sputtering in Ar and O 2 ambient, and their OFF state conduction was dominated by Frenkel-Poole (FP) emission. Mehonic et al. 24 reported a device based on co-sputtered suboxide, the OFF state conduction of which was dominated by trap assisted Fowler-Norheim (FN) tunneling. However, neither of the two conduction mechanism fit our data. The difference in conduction mechanisms may be resulted from the difference in the oxide layer thickness and the defect densities in the SiO x layer. Our oxide layer was much thinner, and the chemical composition was closer to stoichiometric than the other two, in which the nonstoichiometric SiO x probably had provided higher density of defects necessary for either FN tunneling or FP emission.
Data analysis in Figures 6(b)-6(d) show that at low voltage region (0-0.3 V), the current-voltage relation was Ohmic. While at medium voltage region (0.3-2 V), the current was best fit to space charge limited (SCL) transport model. At high voltage region, the current became unstable, and finally jumped at 2.6 V (SET). One possible current transport mechanism is described as the following: as the negative bias was applied on the Pt electrode, the energy band bent upwards at the heavily p-doped Si surface (substrate), which caused high concentration of two-dimensional electron gas (2DEG) accumulated at Pt/SiO x interface. The electrons emitted and injected into SiO x layer under the applied electric field. At low voltage regime, the current was dominated by mobile ion transport, so the current simply followed Ohmic model. At medium voltage regime, the space-charge limited effect occurred because there were limited carriers or traps in the dielectric layer, and the injected carriers controlled electric field profile. According to the Mott-Gurney law, 34 the space-charge-limited current was governed by I ¼
2 , where i is dielectric permittivity, l is the carrier mobility, A is the area, and d i is the length along the current flow direction. Our data in the medium voltage range fitted the SCL model very well (Figure 6(d) ). When the voltage was larger than 2.0 V, part of the current contributed to the formation of silicon nanocrystals, until the device was finally turned to ON state at 2.6 V.
Finally, the low programming voltages for our devices were attributed to the thin silicon oxide layer. Previously, it was reported that for a Cu/SiO x /Pt device, the forming voltages were proportional to the oxide thickness for devices with 5 nm to 20 nm thick oxide, and the SET voltage is expected to be logarithmically dependent on the thickness (V SET ¼ 1.5 V for a 5 nm oxide device). 31 While for a SiO x devices with inert top electrode, the SET voltage stayed at around 4 V for devices with 10 to 200 nm thick oxide, 21 and the devices required much larger forming voltage. 19 In the current study, the programming voltages were much lower with a 1 nm SiO x , and both types of the devices were forming-free. The lower operation voltages indicated that the switching behavior may scales with the oxide layer thickness in the sub-5 nm regime.
In summary, we have developed SiO x based memristive devices that required low programming voltages. The repeatible nonvolatile switching behavior clearly demonstrated that the thin layer of SiO x produced during Piranha process can be used as the switching material for memristive devices. The simplicity of the device process and the choice of the materials make this device compatible with the current CMOS infrastructure. We also demonstrated that the switching behavior can be explained by either the cation motion model or the formation and annihilation of silicon nanocrystals. The fact that these devices can be switched at low voltages opens venue for the integration of these devices with the state-of-the art ultralow power CMOS circuits.
